Input ports

• Serial input: ATM packets

• Queued in the FIFO

• VCI data passed to

port processor

• Port processor

obtains destination

info from LUT

• Port processor sends a request to scheduler for destined output port

• When scheduler grants the request, packet is dequeued to its destined output port

Previous slide

Next slide

Back to first slide

View graphic version