Our switch design

• 4x4 asynchronous transfer mode (ATM) switch

• Crossbar fabric

• Inputs with DAMQ buffers

• “Diagonal propagation arbiter” (DPA) scheduler

• Line rate of 132.8 Mbps

• Implemented in VHDL for ALTERA field programmable gate array (FPGA)

• Data in form of bytes

• Frame pulse marks beginning of each packet

Previous slide

Next slide

Back to first slide

View graphic version