Simulations
Simulations were performed on the Verilog RTL model of the EQM.
A small number of performance simulations were repeated on the gate level netlist to confirm no changes due to synthesis.
Simulation results were confirmed on actual silicon by PMC-Sierra’s IC validation team in Portland, OR.