Future work

• Add priority or congestion control algorithm to outputs

• Implement and test the design on ALTERA FLEX10KE device

• Simulation and synthesis with Synopsys tools, gate level design, layout and manufacturing of the switch chip

Previous slide

Next slide

Back to first slide

View graphic version