Heterogeneous 3D Integrated Circuits - Current Problems

Monday, May 7, 2018
14:00 - 15:00
Rm10940

Prof. Macej Ogorzalek

Abstract

As the sizing of transistors comes to the atomic distance limitations further development becomes possible by either introduction of new technologies or changing in geormetric arrangements of the elements and building blocks. Limitations in microcircuit constructions can be avoided by putting whole building blocks and sub-circuits in 3-dimensional stacks. Such an approach allows for efficient space usage at the same time allowing circuit footprint reduction. Also routing solutions offer very significant wire-length reductions thus reducing power dissipations and signal delays. 3D integration looks as a fantastic area of development, however, there are many new challenges and problems to be solved. 3D integration offers also unprecedented opportunities by allowing blocks fabricated in heterogeneous technologies to be integrated in one chip. This allows for integration of microprocessors, memories, RF circuitry, sensors, batteries and hyper-capacitors, energy harvesting blocks, biological and chemical sensors and many new types of building blocks in one chip. Current state and new perspectives are discussed.